

File View Ed Tools Window Help

Active
 L1: (0) bist ar
 L2: (0) bist ar
 L3: (137) bist
 L4: (123) 3 and
 L5: (27) 4 and
 L6: (30) 3 and

Failed

Search Queue

DBs: USPAT; US; PGPUB; EP0; JPO; DERWENT; IBM; TDB

Default operator: OR Plural Highlight all hit terms initially

3 and 365/\$.ccles.

BRS form S&R form Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef R-
1	<input type="checkbox"/>	<input type="checkbox"/>	US 20020149972 A1	20021017	9	ANALOG-TO-DIGITAL CONVERTER FOR MONITORING VDDQ AND	365/189.09	
2	<input type="checkbox"/>	<input type="checkbox"/>	US 20020145919 A1	20021010	9	Digital-to-Analog Converter (DAC) for dynamic adjustment	365/189.09	
3	<input type="checkbox"/>	<input type="checkbox"/>	US 20020089887 A1	20020711	110	Built-in self-test arrangement for integrated	365/201	
4	<input type="checkbox"/>	<input type="checkbox"/>	US 20020071325 A1	20020613	100	Built-in self-test arrangement for integrated	365/201	
5	<input type="checkbox"/>	<input type="checkbox"/>	US 20020039315 A1	20020404	81	Synchronous semiconductor memory device having	365/201	
6	<input type="checkbox"/>	<input type="checkbox"/>	US 20010021142 A1	20010913	99	Synchronous semiconductor memory device allowing easy	365/233	365/230.08
7	<input type="checkbox"/>	<input type="checkbox"/>	US 20010015927 A1	20010823	80	Synchronous semiconductor memory device having	365/201	
8	<input type="checkbox"/>	<input type="checkbox"/>	US 20010014040 A1	20010816	68	Semiconductor memory device having program circuit	365/200	
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6522598 B2	20030218	76	Synchronous semiconductor memory device having	365/233	365/189.08
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6515917 B2	20030204	8	DIGITAL-TO-ANALOG CONVERTER (DAC) FOR DYNAMIC ADJUSTMENT	365/189.09	365/201; 365/226
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6445626 B1	20020903	13	Column redundancy architecture system for an	365/200	365/189.07; 365/230.06

Bib Details HTML

Ready NUM

Active

- L1: (0) bist ar
- L2: (0) bist ar
- L3: (137) bist
- L4: (123) 3 and
- L5: (27) 4 and
- L6: (30) 3 and

Failed

Search Queue Clear

DBs: USPAT US PGPUB EPO JPO DERWENT IBM TOB

Default operator: OR Binars Highlight all hit items initially

3 and 365/\$.ccls.

BRS form BSBform Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
12	<input type="checkbox"/>	<input type="checkbox"/>	US 6400619 B1	20020604	12	Micro-cell redundancy scheme for high performance eDRAM	365/200	365/189.07; 365/230.03	
13	<input type="checkbox"/>	<input type="checkbox"/>	US 6396768 B2	20020528	94	Synchronous semiconductor memory device allowing easy	365/233	365/189.05; 365/63	
14	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6353563 B1	20020305	103	Built-in self-test arrangement for integrated	365/201	714/25; 714/30;	
15	<input type="checkbox"/>	<input type="checkbox"/>	US 6333878 B1	20011225	64	Semiconductor memory device having program circuit	365/200	365/225.7	
16	<input type="checkbox"/>	<input type="checkbox"/>	US 6330200 B1	20011211	76	Synchronous semiconductor memory device having	365/201	365/233	
17	<input type="checkbox"/>	<input type="checkbox"/>	US 6324118 B1	20011127	76	Synchronous semiconductor memory device having	365/233	365/230.03	
18	<input type="checkbox"/>	<input type="checkbox"/>	US 6310807 B1	20011030	47	Semiconductor integrated circuit device including	365/200	365/201	
19	<input type="checkbox"/>	<input type="checkbox"/>	US 6297997 B1	20011002	33	Semiconductor device capable of reducing cost of analysis	365/201	365/189.07; 365/200	
20	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6259647 B1	20010710	94	Synchronous semiconductor memory device allowing easy	365/230.01	365/189.01; 365/230.03	
21	<input type="checkbox"/>	<input type="checkbox"/>	US 6205064 B1	20010320	65	Semiconductor memory device having program circuit	365/200	365/225.7	
22	<input type="checkbox"/>	<input type="checkbox"/>	US 6111807 A	20000829	96	Synchronous semiconductor memory device allowing easy	365/230.01	365/189.01; 365/230.03	
41									

Hit Details HTML

Ready

NUM





FIG. 2






FIG. 3

(24) Semiconductor device capable of reducing cost of analysis for finding replacement address in memory array	1,904,849 * 5/1990 Kimball et al. 371/21.1
	4,958,130 * 9/1990 Kimball et al. 371/21.1
	6,011,734 * 1/2000 Pepper 356,203

FOREIGN PATENT DOCUMENTS

(75) Inventor: Jun Ohtani; Mitsuhiro Hamada, both of Hyogo (JP)

(73) Assignee: Mitsubishi Denki Kabushiki Kaisha, Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/459,538

(22) Filed: Dec. 13, 1999

(30) Foreign Application Priority Data

Jun. 30, 1999 (JP) 11-186168

(51) Int. Cl.⁷ G11C 7/00

(52) U.S. Cl. 365/201; 365/189.07, 365/200

(58) Field of Search 365/200, 201, 365/230.03, 189.04, 189.07, 210

(55) References Cited

U.S. PATENT DOCUMENTS

5,903,575 * 5/1999 Kikuchi 371/21.2

13 Claims, 23 Drawing Sheets

Details

Text

Image

HTML

Full

Ready

NUM

File Edit View Tools Window Help

L6: (30) 3 AND (365/4... | US 6515917 | Tag: S | Doc: 10/30 | "Full" 1/8 {Total images 8}

(17) The circuit named BIST DGEN 39 provides Built In Self Test data generation. It is a pseudo-random pattern generator. In the embodiment, a series of Linear Feedback Shift Registers (LFSR) were used to provide a register bank equal to the width of the number of DQ pins. This generates a pseudo-random pattern which can be written to the DDR-II SDRAM 10, 20 during AC BIST (Alternating Current Built In Self Test).

(18) The circuit named BIST AGEN 42 provides Built In Self Test address generation. In the embodiment, it is a register which increments through the address space of the DDR-II SDRAM during AC BIST.

(19) The circuit BIST CMPR 40 is used during the compare portion of AC BIST, which is described later.

(20) The circuit CFG REGS 43 provides an array of configurable registers. Read registers provide the master controller information such as a seed value for the LFSR of BIST DGEN 39, the starting address for BIST AGEN 42, and the addresses of the I2C devices 50, 60, 70 and 80 of FIG. 1. Results of initial driver impedance adjustment, and AC BIST are written to the CFG REGS 43. CFG REGS 43 must be accessible to the system. In this embodiment they are read or written via custom command and address.

(12) United States Patent Lamb et al.

(13) Patent No.: US 6,633,167 B1 * 10/2001 Lamb et al. 6,521,284 B1 * 10/2003 Shams et al.

* cited by examiner

Primary Examiner—Huan Hwang
(14) Attorney, Agent, or Firm—Lyman L.

(57) ABSTRACT

A memory subsystem package has an interface ASIC (application specific integrated circuit) having a plurality of memory modules. The ASIC includes an I2C communication bus for monitoring temperature and for adjusting surrounding the package by controlling switches and variable voltage controls. It provides an Alternating Current Built In Self Test (BIST) with variable data receiver voltages performing high-speed AC memory sub-test. The ASIC enables writing of pseudo-random patterns at hardware speeds. Vref can be in its allowable range during AC self test to coverage. The system monitors Vddq during operation using an ADC. The system function of Vddq, using a combination of the system varies Vref as a function of Vref + m*Vddq + OFFSET, where m can be positive or negative. * Vddq to n=1/m*Vddq, where n is the value of the DAC.

(21) Appl. No.: 09/239,428
(22) Filed: Apr. 10, 2001
(56) Prior Publication Data
US 2002/0145919 A1 Oct. 12, 2002

(51) Int. Cl. G11C 7/00
(52) U.S. Cl. 365/189.09; 365/216; 355/201
(58) Field of Search 365/189.09, 226, 355/201, 233

(59) References Cited
U.S. PATENT DOCUMENTS
6,147,914 A * 11/2000 Lamb et al. 565/187.00

3 Claims, 2 Drawing Sheets

System Diagram

